ST Manuals

74LX1G86 is a low voltage CMOS single exclusive OR gate fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.

File format: PDF Size:73 KB

The document describes the features and characteristics of the 74LX1G125 low-voltage CMOS single bus buffer, including 5V tolerant inputs, high-speed transmission, low power dissipation, power down protection on inputs and outputs, etc.

File format: PDF Size:81 KB

The 74LVQ74 is a low voltage CMOS dual D-type flip flop with preset and clear non-inverting. It is fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology, making it ideal for low power and low noise 3.3V applications. It has better speed performance at 3.3V than the 5V LSTTL family, combined with true CMOS low power consumption. All inputs and outputs are equipped with protection circuits against static discharge, providing 2KV ESD immunity and transient excess voltage capabilities.

File format: PDF Size:81 KB

74VCXHR162245 is a low voltage CMOS 16 bit bus transceiver (3-state)

File format: PDF Size:79 KB

74LCX373 is a low voltage CMOS OCTAL D-TYPE LATCH with 3 STATE OUTPUT NON-INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power and high speed 3.3V applications; it can be interfaced to 5V signal environment for both inputs and outputs. These 8 bit D-Type latch are controlled by a latch enable input (LE) and an output enable input (OE). While the LE inputs is held at a high level, the Q outputs will follow the data input. When the LE is taken low, the Q outputs will be latched precisely at the logic level of D input data. While the (OE) input is low, the 8 outputs will be in a normal logic state (high or low logic level) and while (OE) is in high level, the outputs will be in a high impedance state. It has same speed performance at 3.3V than 5V AC/ACT family, combined with a lower power consumption. All inputs and outputs are equipped with protection circuits against static current damage.

File format: PDF Size:195 KB

The 74v1g126 is an advanced high-speed CMOS SINGLE BUS BUFFER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.

File format: PDF Size:74 KB

This document describes the features and characteristics of the M54HC00 and M74HC00 products, including high-speed performance, low power consumption, high noise immunity, wide operating voltage range, etc.

File format: PDF Size:235 KB

The 74VCXHQ163245 is a dual supply low voltage CMOS 16-BIT BUS TRANSCEIVER fabricated with sub-micron silicon gate and five-layer metal wiring C2MOS technology.

File format: PDF Size:644 KB

This document describes the features and characteristics of the 74V1T125 SINGLE BUS BUFFER, including high speed performance, low power dissipation, compatibility with TTL outputs, power down protection on inputs and outputs, and protection against static discharge and transient excess voltage.

File format: PDF Size:56 KB

The M54/74HC620/623 are high speed CMOS OCTAL BUS TRANSCEIVERS fabricated in silicon gate C2MOS technology. They have the same high speed performance of LSTTL combined with true CMOS low power consumption. These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows maximum flexibility in timing. These devices allow data transmission from the A bus to B bus or from the B to the A bus depending upon the logic levels at the enable inputs (GBA and GAB). The enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives these devices the capability to store data by simultaneous enabling of GBA and GAB. Each output reinforces its input.

File format: PDF Size:259 KB

The M54HC7245 / 7640 / 7643 / 7645 M74HC7245 / 7640 / 7643 / 7645 is an eight-way bus transceiver with high speed, low power consumption and high noise immunity, capable of driving 15 LSTTL loads. These ICs are intended for two-way asynchronous communication between data buses, and the direction of data transmission is determined by DIR input. The enable input (G) can be used to disable the device so that the buses are effectively isolated.

File format: PDF Size:257 KB

ST Access Control Software is a door access system designed specifically for community buildings. The software includes STServer (connection communication program) and STMai n (ST management system), which can perform functions such as personnel data management, access control, and entry/exit record inquiry.

File format: PDF Size:1556 KB

File format: PDF Size:0 KB

File format: PDF Size:0 KB

File format: PDF Size:759 KB

File format: PDF Size:0 KB

File format: PDF Size:0 KB

This article introduces the ST microcontroller oscillator circuit design guide, including the principles of oscillators, design of Pierce oscillators, characteristics and models of quartz oscillators, etc.

File format: PDF Size:280 KB

STi7141 is a highly integrated SoC (system-on-chip) designed to meet the demanding needs of the interactive cable set top box market place. It integrates all the major system functions into a single device, and provides world leading, multi-layer, advanced security technologies to protect valuable video and audio assets.

File format: PDF Size:79 KB

File format: PDF Size:745 KB